Vertical transistor architecture breaks through CMOS scaling barriers
http://www.physorg.com/news8741.html

Note
Your email address is used only to let the recipient know who sent the email. Neither your address nor the recipient's address will be used for any other purpose. The information you enter will appear in your e-mail message and is not retained by PhysOrg.com in any form.