SEMATECH Identifies Top Technical Challenges for 2006; Adds Transistor Scaling
User rating: 1.5 / 5 after 2 vote(s)
SEMATECH today announced its Top Technical Challenges for 2006, continuing to underscore advanced gate stack, 193 nm immersion and EUV lithography, mask infrastructure, and low-k dielectrics with process compatibility. Consortium leaders also placed planar bulk transistor scaling on the list for the first time.
Full story »
|

PhysOrg Forum
Video
Editorials
Free Magazines
Newsletter
Goto Archive
Suggest a story idea
Send feedback