News tagged with silicon substrate

results timeline


Mysterious charge transport in self-assembled monolayer transistors unraveled

Mysterious charge transport in self-assembled monolayer transistors unraveled

Nanotechnology / Nanophysics

created Aug 11, 2009 | popularity 3 / 5 (3) | comments 0

An international team of researchers from the Netherlands, Russia and Austria discovered that monolayer coverage and channel length set the mobility in self-assembled monolayer field-effect transistors (SAMFETs). ...


Atom Pinhole Camera Acts as a Shrinking Copy Machine

Atom Pinhole Camera Acts as a Shrinking Copy Machine

Nanotechnology / Nanophysics

created Jun 01, 2009 | popularity 4.4 / 5 (20) | comments 8

(PhysOrg.com) -- In 1983, Richard Feynman proposed the idea of a machine that could create smaller scale replicas of itself. Today, such a system is still a challenge, but a machine that can produce nanometer-sized ...


unzipping nanotubes

Unzipping Carbon Nanotubes Can Make Graphene Ribbons

Nanotechnology / Nanomaterials

created Apr 20, 2009 | popularity 4.2 / 5 (6) | comments 3

(PhysOrg.com) -- By "unzipping" carbon nanotubes, researchers have shown how to make flat graphene ribbons. Graphene, which is a one-atom-thick sheet of carbon that looks like chicken wire, has unique electrical ...


Molecular Alignment Gives Monolayers the Edge in Bendable Semiconductor

Molecular Alignment Gives Monolayers the Edge in Bendable Semiconductor

Physics / Condensed Matter

created Apr 07, 2009 | popularity 5 / 5 (3) | comments 0

(PhysOrg.com) -- Reprogrammable product tags, bendable displays and flexible solar cells--the field of organic semiconductor research is advancing these possibilities toward reality. By layering hydrocarbon ...


Fujitsu Develops Power-Saving CMOS Technology for 32nm-Generation and Beyond

Fujitsu Develops Power-Saving CMOS Technology for 32nm-Generation and Beyond

Technology / Semiconductors

created Dec 16, 2008 | popularity 4.5 / 5 (6) | comments 0

(PhysOrg.com) -- Fujitsu Laboratories announced today the development of power-saving CMOS technology for logic LSI chips for 32 nanometer- (32nm-) generation and beyond. The new technology enables employment ...